LightSpeed1000™
OC-3/STM-1 and OC-12/STM-4 Analysis and Emulation Card
(w/ GigE and USB 2.0)

Overview |
Supported Protocol Standards |
Main Features
POS Mode - Packet over SONET / SDH |
ATM – Asynchronous Transfer Mode
RAW or Transparent Mode |
Specifications |
API Development Toolkit |
Buyer's Guide
LightSpeed1000™ - OC-3 / STM-1 and OC-12 / STM-4 Analysis Software Ver 1.7.28.0 is Now Available! Download it
here
Overview
Voice, data, and video traffic is exploding as smartphones, IP TV, video streaming, and "cloud" based services takeoff. A majority of the backbone transport for these applications continues to be SONET and SDH optical transmission networks. A dominant protocol for IP transport is PoS (Packet over SONET) and another is ATM (Asynchronous Transfer Mode). Both schemes are packet based, with ATM using fixed size packets of 53 bytes called "cells", and PoS using variable packet sizes closely matching to Ethernet frames. |
|
|
GL's LightSpeed1000™ hardware platform (PCIe Card and USB Pod) is capable of OC-3/12 and STM-1/4 wire-speed processing on dual optical ports for functions such as wire-speed recording and wire-speed playback of ATM, PoS, RAW, and Ethernet Traffic.
The LightSpeed1000™ comes with software for overall monitoring, BERT, emulation, and protocol analysis with a price tag that compares very favorably with similar test instruments at three times the price. Normally, the LightSpeed1000™ is used for protocol analysis of ATM, PoS, Raw unchannelized and unframed data, and Ethernet traffic at IP, UDP, and higher layers. The hardware can be easily configured / programmed for delaying of ATM Cells or PPP packets.
GL Communications has the following variants of OC-3/STM-1 and OC-12/STM-4 Analyzers:
- Dual OC-3/STM-1 and OC-12/STM-4 PCI-Express card (Windows® XP/7 32-bit, 64-bit)
- Portable Dual OC-3/STM-1 and OC-12/STM-4 Unit (Windows® XP/7 32-bit, 64-bit)
The card's multiple connectivity using PCIe, Gigabit Ethernet (GigE), USB 2.0 and onboard DDR2 memory makes it suitable for various applications.
Multiple cards are possible in a PC for analysis of four or more directions simultaneously. USB 2.0 interface is used to connect with a Notebook PC, Ethernet port for testingBER / RFC2544, SONET and Ethernet bridge, and so on. The analyzer card is built upon FPGA technology to upgrade it in the field.
A unique feature of the card is the capability to capture, transmit and process at wirespeed to/from applications and hard disk on all interfaces. API Toolkit allows user to develop specialized applications.
Screen Shot of ATM Analyzer Main Screen with Alarms and
Error Monitor Display
Screen Shot of POS Analyzer Main Screen with Alarms and
Error Monitor Display
Supported Protocol Standards
ATM
Implements the ATM Forum User Network Interface Specification and the ATM physical layer for Broadband ISDN according to CCITT Recommendation I.432
PPP over SONET (PoS)
Implements the Point-to-Point Protocol (PPP) over SONET/SDH specification according to RFC 2615(1619)/1662 of the PPP Working Group of the Internet
Engineering Task Force (IETF).
OC-3/OC-12/STM-1/STM-4 Transparent Payload
Analyzer processes SONET/SDH payload in transparent (RAW) mode without any transport protocols.
Main Features
- Wire-speed processing of ATM, PoS or RAW data for Tx and Rx for both ports
- Software selectable OC-3(STM-1) or OC-12(STM-4) for ATM, PoS or Transparent Traffic
- Ability to capture/playback to/from disk at full rate in both directions for both ports. This permits detailed offline analysis that is not possible otherwise.
Simultaneous synchronous capture is possible on both optical ports. The captured file can be played back to reproduce the traffic.
- Simultaneous synchronous capture or transmit is possible on both optical ports
- Comprehensive transmit/receive testing capabilities; transmitting and verifying data with incrementing sequence numbers with each packet/cell
- Industry proven Protocol Analyzer for ATM (AAL2, AAL5), UMTS, and PPP ( IP and higher layer protocols)
- Easy to use and flexible Bit Error Rate Test (BERT) application for ATM, POS, and RAW
- Complex and flexible hardware based filtering options: sixteen 128 bit independently filters with bit masks, for both ports with AND/OR include/exclude
conditions
- Hardware based precise time stamping of cells / packets with 10 nsec resolution, 1 ppm accuracy
- Single mode or multi mode SFP support
- High performance x4 PCIe interface with optimized DMA to perform Rx and Tx packets to/from PC memory
- Precisely emulates packet delays that occur over SONET/SDH carrying ATM or PoS traffic, delay is adjustable from 1 ms to maximum of 500 mSec
- Flexible DMA circular buffer architecture to read and write cells and packets at wire-speed
- Multiple cards per system for super high capacity monitoring and test system
- API Toolkit to develop user specific applications
- Optional onboard SODIMM memory (DDR2) – up to 2 Giga bytes
- Hardware independent of higher level protocol for easy adaptation of future protocols
- Field upgradable firmware
- Supports MS-Windows® and Linux operating systems
PoS, or Packet over SONET / SDH - OC-3/ STM-1 and OC-12 / STM-4 is supported at full rates over dual interfaces. Access, capture, analysis, and emulation
of PPP and HDLC, all carrying IP traffic in real-time makes this card useful to many applications including Routing, Deep Packet Inspection, and other Internet
traffic applications. Current PoS applications include:
- PoS Protocol Analysis PPP Analyzer can be used to capture a host of PPP protocols
exchanged between the two nodes over SONET/SDH link. User can obtain detailed analysis of higher later protocols (IP, TCP, UDP, HTTP, FTP, POP3 etc) and
can perform various statistics measurements. Integrated Packet Data Analysis feature in Real-time PPP Analyzer is an outstanding tool for live monitoring of
VoIP traffic. It can segregate IP traffic into SIP / H323 / Megaco / MGCP calls and collects statistics, CDRs, detailed protocol traces, ladder diagrams, and a host
of other useful information about VoIP calls. For more information, refer to Packet Data Analysis in MLPPP webpage for more details.
- PoS Tx / Rx Test – This application is an emulation and test tool that transmits fixed, random,
or variable lengths test packets and checks packets on receive.on receive
- Wirespeed capture of PoS packets to hard disk on both ports simultaneously; with filtering
and time stamping of packets. All packets are captured into GL’s file format for further processing. Offline utility can convert it into GL’s HDL file format or PCAP
format. User can also develop application to process the captured file.
- Multiple Versatile filters ( ex PPP, IP, UDP etc) can be applied to incoming traffic to allow only traffic of interest.
- Transmit Packets from File – Allows to playback already captured data file to recreate traffic
in controlled environment. Also user created traffic file can be played back to generate user traffic.
- PoS BERT – supports the following PRBS Patterns: 29– 1, 211– 1,
215– 1, 220– 1, 223– 1, 229– 1, 231– 1, all one's, all zero's, alternate ones and
zeros, user-defined pattern of lengths from 2 to 32 bits, invert and non-invert selections, single bit error insertion, error insert rate from 10-1
to 10-9, status for pattern sync, bit error counters, packet rate and packet gap configuration options, configurable header lengths and header
information
- Alarms and error (section, path, and line) monitoring and logging.
- Network Delay Emulator - The Network Delay Emulator application provides full duplex delay simulation for PoS and ATM based traffic from 1 ms to 500 ms, with incremental delays of 1 ms. The application combines hardware and software based functions to achieve precision and flexibility. It can emulate packet delays that occur over SONET/SDH carrying ATM/PoS traffic
ATM over SONT/SDH - OC-3/ STM-1 OC-12 / STM-4 is supported at full rates over dual interfaces. Access, capture, analysis, and emulation of ATM cells
at wire-speed make this interface capability applicable for wide ranging next generation networks. Current ATM applications include
- ATM Protocol Analysis ATM Analyzer is used to analyze and view ATM protocols
across the U-plane for both NNI and UNI interface carrying AAL0, AAL2 and AAL5 traffic.
- UMTS Protocol Analysis UMTS analyzer is capable of capturing, decoding and
performing various test measurements across various interfaces i.e. Iub, Iur, IuCS and IuPS interfaces of the UMTS network. In addition, it supports ATM
as the transport layer. It helps in fault diagnosis and troubleshooting UMTS network.
- ATM Tx / Rx Test - an emulation and test capability that transmits ATM test cells and/or
analyzes the received cells.
- Wirespeed capture of ATM packets to hard disk on both ports simultaneously; With
filtering and time stamping of packets. All packets are captured into GL’s file format for further processing. Offline utility can convert it into GL’s HDL file
format or PCAP format. User can also develop application to process the captured file.
- Multiple Versatile filters (VPI, VCI, User Data etc) can be applied to incoming traffic to allow only traffic of interest.
- Transmit Packets from File – to playback already captured data file to recreate traffic
in controlled environment. Also user created traffic file can be played back to generate user traffic.
- ATM BERT - support for industry standard PRBS Patterns: 29– 1, 211– 1,
215– 1, 220– 1, 223– 1, 229– 1,
231– 1, all one's, all zero's, alternate ones and
zeros, user-defined pattern of lengths from 2 to 32 bits, invert and non-invert selections, single bit error insertion, error insert rate from 10-1
to 10-9. HEC error insertion, on receive filtering is provided for idle cells, GFC, VPI, VCI, CL, and PT cells, statistical details for total cells, valid
cells, idle cells, filtered cells, and filtered out cells
- Alarms and error (section, path, and line) monitoring and logging
- Network Delay Emulator - The Network Delay Emulator application provides full duplex delay simulation for PoS and ATM based traffic from 1 ms to 500 ms, with incremental delays of 1 ms. The application combines hardware and software based functions to achieve precision and flexibility. It can emulate packet delays that occur over SONET/SDH carrying ATM/PoS traffic.
SONET/SDH RAW (or Transparent) Payload
Raw or transparent mode allows direct access to the SONET / SDH payload for BERT, data transmit and receive applications. Current applications include:
- RAW BERT - support for the following PRBS Patterns: 29– 1, 211– 1,
215– 1, 220– 1, 223– 1, 229– 1, 231– 1, all one's, all zero's, alternate ones and zeros,
user-defined pattern of lengths from 2 to 32 bits, invert and non-invert selections, single bit error insertion, error insert rate from 10-1 to
10-9, status for pattern sync, and bit errors counters
- Wirespeed capture of raw data to hard disk on both ports simultaneously. The data is recorded
in 64 bytes block with appropriate header.
- Playback of recorded data from file at wirespeed on one or both ports.
- Alarms and Error monitoring and logging at SONET/SDH level.
- Network Delay Emulator - The Network Delay Emulator application provides full duplex delay simulation for PoS and ATM based traffic from 1 ms to 500 ms, with incremental delays of 1 ms. The application combines hardware and software based functions to achieve precision and flexibility. It can emulate packet delays that occur over SONET/SDH carrying ATM/PoS traffic. This mode is applicable only for Applicable only for PCI express based cards.
Specifications
Interfaces:
- 2 x OC-3 / STM-1 / OC-12 / STM-4
- 1 x Gigabit Ethernet
- Single Mode or Multi Mode Fiber SFP support with LC connector
Protocols:
- RFC 2615 compliance
- POS compliance specs needed
Tx Clock:
Alarm LEDs:
- LOS – LOS (Loss of Signal) is a physical layer error, which indicates loss in optical signal.
- LOF - LOF (Loss of Frames) becomes active when receiving interface detects errors in the framing pattern for three milliseconds. This will be indicated
using the frame alignment bytes A1 and A2. LOF is cleared when two consecutive valid A1/A2 framing patterns are received.
- User – A user-defined LED can be configured by the user as per the requirements.
Bus Interface:
- PCIe Specification 1.2 Compliant
- USB 2.0
Power and Dimensions:
- +12 volts, 3.5 Amps
- 4.2” x 9.2”
Buyer's Guide
| Item No |
Item Description |
| LTS100 |
Dual OC-3/ STM-1 OC-12 / STM-4 PCI Express Card |
| LTS105 |
Portable Dual OC-3/ STM-1 OC-12 / STM-4 |
| |
OC-3 / STM-1 Related Software |
| LTS200 |
OC-3 / STM-1 ATM Monitor, BERT, Tx/Rx Test, RAW |
| LTS201 |
OC-3 / STM-1 PoS Monitor, BERT, Tx/Rx Test, RAW |
| LTS202 |
OC-3 / STM-1 ATM and RAW Record / Playback |
| LTS203 |
OC-3 / STM-1 PoS and RAW Record / Playback |
| LTS204 |
OC-3 / STM-1 ATM Protocol Analysis |
| LTS205 |
OC-3 / STM-1 PoS Protocol Analysis |
| LTS206 |
OC-3 / STM-1 UMTS Protocol Analysis |
| LTS207 |
Delay Emulation for OC3 / STM1 PoS payloads |
| LTS208 |
Delay Emulation for OC3 / STM1 ATM payloads |
| |
OC-12 / STM-4 Related Software |
| LTS300 |
OC-12 / STM-4 ATM Monitor, BERT, Tx/Rx Test, RAW |
| LTS301 |
OC-12 / STM-4 PoS Monitor, BERT, Tx/Rx Test, RAW |
| LTS302 |
OC-12 / STM-4 ATM and RAW Record / Playback |
| LTS303 |
OC-12 / STM-4 PoS and RAW Record / Playback |
| LTS304 |
OC-12 / STM-4 ATM Protocol Analysis |
| LTS305 |
OC-12 / STM-4 PoS Protocol Analysis |
| LTS306 |
OC-12 / STM-4 UMTS Protocol Analysis |
| LTS307 |
Delay Emulation for OC12 / STM4 PoS payloads |
| LTS308 |
Delay Emulation for OC12 / STM4 ATM payloads |
| |
Related Hardware |
LTS400
LTS401
LTS402 |
DDR2 512 MB Memory
DDR2 1 GB Memory
DDR2 2 GB Memory |
LTS404
LTS405 |
SFP, Single Mode
SFP, Multimode |
SA019a
SA019b
SA019c
SA019d |
Fiber Optic Cable w/ SC Connector, Single Mode
Fiber Optic Cable w/ LC Connector, Single Mode
Fiber Optic Cable w/ SC Connector, Multimode
Fiber Optic Cable w/ LC Connector, Multimode |
|